Systronix 20x4 LCD Brief Technical Data

July 31, 2000

Here is brief data for the Systronix 20x4 character LCD. It is a DataVision part and uses the Samsung KS0066 LCD controller. It's a clone of the Hitachi HD44780. We're not aware of any incompatabilities between the two - at least we have never seen any in all the code and custom applications we have done.

This 20x4 LCD is electrically and mechanically interchangeable with 20x4 LCDs from several other vendors. The only differences we've seen among different 20x4 LCDs are:

- 1) LED backlight brightness, voltage and current vary widely, as does the quality of the display
- 2) There is a resistor "Rf" which sets the speed of the LCD interface by controlling the internal oscillator frequency. Several displays we have evaluated have a low resistor value. This makes the display too slow. Looking at the Hitachi data sheet page 56, it appears that perhaps the "incorrect" resistor is really intended for 3V use of the displays.

At 5V the resistor Rf should be 91 Kohms. At 3V it should be 75 Kohms. Using a 3V display at 5V is acceptable from a voltage standpoint (the display can operate on 3-5V) but the oscillator will then be running too slowly. One fix is to always check the busy flag and not use a fixed time delay in your code, then it will work regardless of the LCD speed. The other option is to always allow enough delay for the slower display.


All Systronix 20x4 LCDs have the 91 Kohm resistor and are intended for 5V operation.

Thank you for purchasing Systronix embedded control products and accessories. If you have any other questions please email to support@systronix.com or phone +1-801-534-1017, fax +1-801-534-1019.

■ ABSOLUTE MAXIMUM RATINGS											
		Sta									
Item	Symbol	Min.	Typ.	Max.	Unit						
Supply Voltage for Logic	V_{DD}	0	I	7.0	V						
Supply Voltage for LCD Driver	V_{DD} - V_{EE}			13.5	V						
Input Voltage	V_{I}	V_{ss}	_	V_{DD}	V						
Operature Temp.	Topr	0		50	°C						
Storage Temp.	Tstg	-20		70	°C						

■ ELECTRICAL CHARACTERISTICS (REFLECTIVE TYPE)											
		Test	Sta	andard V	'alue						
Item	Symbol	Condition	Min.	Тур.	Max.	Unit					
Input "High" Voltage	V_{IH}	-	2.2	ı	V_{EE}	V					
Input "Low" Voltage	$V_{\rm IL}$	-	1	ı	0.6	V					
Output "High" Voltage	V _{OH}	I_{OH} =0.2mA	2.2		_	V					
Output "Low" Voltage	V_{OL}	I_{OL} =1.2mA	_		0.4	V					
Supply Current	I_{DD}	$V_{DD}=5.0A$	I	2.5	4.0	mA					

■ PIN FUNCTIONS											
No	Symbol	Function	No	Symbol	Function						
1	V_{SS}	GND, 0V	10	DB3	Data Bus						
2	V_{DD}	+5V	11	DB4	-						
3	V_{EE}	for LCD Drive	12	DB5	-						
4	RS	Function Select	13	DB6	-						
5	R/W	Read/Write	14	DB7	-						
6	Е	Enable Signal	15	LEDA	LED Power Supply						
7-9	DB0-DB2	Data Bus Line	16	LEDA	LED Fower Supply						






Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: A00)

Lower Bits 4 Bits		0001	0010				0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)						*•	F				*****	.	<u>.</u>		
xxxx0001	(2)		l.	1			-==	-=-			13	Ţ	-	Ľ.	-===	
xxxx0010	(3)		11	2				F "-			i"	-1	ij	.:: '		
xxxx0011	(4)		#	.3	i		!	≝.			.4	7	7	=	==-	::-:
xxxx0100	(5)		#	4				ŧ.			•	I	 	#=	1.4	53
xxxx0101	(6)		*				₩	11			-	7	;			
xxxx0110	(7)		8.			Ļ	₩.	i,,i			7	#				=
xxxx0111	(8)		3	","		lul	-	ijj			77	÷		-		Ħ
xxxx1000	(1)		ť.			×	ŀ	×			ď	-7		Į.		黑
xxxx1001	(2)		2		I	4	i	:i			÷	•	J	iL	1	
xxxx1010	(3)		:4:	ä	L.T	<u></u>	i	=			<u>.T.</u>		ı i	L. -	!	===
xxxx1011	(4)			:	K		k	ť			才	#			::] ==
xxxx1100	(5)		:		L		I.				†?	=;		" ,"	4.	F
xxxx1101	(6)						i"i	;				. 7.	•••		‡	
xxxx1110	(7)					"	l"i	-			=				F-1	
xxxx1111	(8)						====	-			111	! !	7			

Note: The user can specify any pattern for character-generator RAM.

Initializing by Instruction

If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instructions becomes necessary.

Refer to Figures 25 and 26 for the procedures on 8-bit and 4-bit initializations, respectively.




Figure 25 8-Bit Interface

Reset Function

Initializing by Internal Reset Circuit

An internal reset circuit automatically initializes the HD44780U when the power is turned on. The following instructions are executed during the initialization. The busy flag (BF) is kept in the busy state until the initialization ends (BF = 1). The busy state lasts for 10 ms after V_{cc} rises to 4.5 V.

- 1. Display clear
- 2. Function set:

DL = 1; 8-bit interface data

N = 0; 1-line display

F = 0; 5×8 dot character font

- 3. Display on/off control:
 - D = 0; Display off
 - C = 0; Cursor off
 - B = 0; Blinking off
- 4. Entry mode set:

I/D = 1; Increment by 1

S = 0; No shift

Note: If the electrical characteristics conditions listed under the table Power Supply Conditions Using Internal Reset Circuit are not met, the internal reset circuit will not operate normally and will fail to initialize the HD44780U. For such a case, initial-ization must be performed by the MPU as explained in the section, Initializing by Instruction.

Instructions

Outline

Only the instruction register (IR) and the data register (DR) of the HD44780U can be controlled by the MPU. Before starting the internal operation of the HD44780U, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the HD44780U is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/

write signal (R/\overline{W}) , and the data bus (DB0 to DB7), make up the HD44780U instructions (Table 6). There are four categories of instructions that:

- Designate HD44780U functions, such as display format, data length, etc.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally, instructions that perform data transfer with internal RAM are used the most. However, auto-incrementation by 1 (or auto-decrementation by 1) of internal HD44780U RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction (Table 11) can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed.

Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the HD44780U is not in the busy state (BF = 0) before sending an instruction from the MPU to the HD44780U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table 6 for the list of each instruction execution time.

Table 6 Instructions

	Code							Execution Time (max) (when f _{cp} or				
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	f _{osc} is 270 kHz)
Clear display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DDRAM address 0 in address counter.	
Return home	0	0	0	0	0	0	0	0	1	_	Sets DDRAM address 0 in address counter. Also returns display from being shifted to original position. DDRAM contents remain unchanged.	1.52 ms
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 μs
Display on/off control	0	0	0	0	0	0	1	D	С	В	Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B).	37 μs
Cursor or display shift	0	0	0	0	0	1	S/C	R/L	_	_	Moves cursor and shifts display without changing DDRAM contents.	37 μs
Function set	0	0	0	0	1	DL	N	F	_	_	Sets interface data length (DL), number of display lines (N), and character font (F).	37 μs
Set CGRAM address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM address. CGRAM data is sent and received after this setting.	37 μs
Set DDRAM address	0	0	1	ADD	ADD	ADD	ADD	ADD	ADD	ADD	Sets DDRAM address. DDRAM data is sent and received after this setting.	37 μs
Read busy flag & address	0	1	BF	AC	AC	AC	AC	AC	AC	AC	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0 µs

 Table 6
 Instructions (cont)

	Code									Execution Time (max) (when f _p or		
Instruction	RS	R/W	R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Description						${ m f}_{ m osc}$ is 270 kHz)			
Write data to CG or DDRAM	1	0	Write	data						Writes da CGRAM.	ta into DDRAM or	37 μs $t_{ADD} = 4 \ \mu s^*$
Read data from CG or DDRAM	1	1	Read	data						Reads da CGRAM.	ita from DDRAM or	37 μs $t_{ADD} = 4 \ \mu s^*$
	S/C R/L	= 1: = 0: = 1: = 0: = 1: = 1:	Increr Decre Accor Displa Curso Shift t 8 bits 2 line 5 × 10 Intern Instru	ement mpaniay shi or move the to to the to to the to to the to to the to to to the to the to to the to to to to the to to the to to to to to the to to t	es dis ft /e right left = 0: 4 = 0: 1 , F = 0	bits line 0: 5×	8 dots	S		ACG: ADD: (corr addi AC: Add both	Display data RAM Character generator RAM CGRAM address DDRAM address responds to cursor ress) ress counter used for DD and CGRAM resses	Execution time changes when frequency changes Example: When f_{cp} or f_{OSC} is 250 kHz, $37 \mu s \times \frac{270}{250} = 40 \mu s$

Note: — indicates no effect.

* After execution of the CGRAM/DDRAM data write or read instruction, the RAM address counter is incremented or decremented by 1. The RAM address counter is updated after the busy flag turns off. In Figure 10, t_{ADD} is the time elapsed after the busy flag turns off until the address counter is updated.




Figure 10 Address Counter Update